VCS和Verdi联合仿真

编写RTL代码

设计文件如下: add.v

module adder(
input clk,
input wire [31:0] a,
input wire [31:0] b,
output reg [31:0] c
);

always@(posedge clk)
    c